

**ADVANCE DATA**

## MULTI-HDLC WITH n x 64 SWITCHING MATRIX ASSOCIATED

- 32 Tx HDLCs WITH BROADCASTING CAPA-BILITY AND/OR CSMA/CR FUNCTION WITH AUTOMATIC RESTART IN CASE OF Tx FRAME ABORT
- 32 Rx HDLCs INCLUDING ADDRESS **RECOGNITION**
- 16 COMMAND/INDICATE CHANNELS (4 OR 6-BIT PRIMITIVE)
- 16 MONITOR CHANNELS PROCESSED IN ACCORDANCE WITH GCI OR V\*
- 256 x 256 SWITCHING MATRIX WITHOUT BLOCKING AND WITH TIME SLOT SE-QUENCE INTEGRITY AND LOOPBACK PER BIDIRECTIONAL CONNECTION
- DMA CONTROLLER FOR 32 Tx CHANNELS AND 32 Rx CHANNELS
- HDLCs AND DMA CONTROLLER ARE CA-PABLE OF HANDLING A MIX OF LAPD, LAPB, SS7, CAS AND PROPRIATARY **SIGNALLINGS**
- EXTERNAL SHARED MEMORY ACCESS BETWEEN DMA CONTROLLER AND MICRO-PROCESSOR
- SINGLE MEMORY SHARED BETWEEN n x MULTI-HDLCs AND SINGLE MICRO-PROCESSOR ALLOWS TO HANDLE n x 32 **CHANNELS**
- BUS ARBITRATION
- INTERFACE FOR VARIOUS 8,16 OR 32 BIT MICROPROCESSORS
- RAM CONTROLLER ALLOWS TO INTER-FACE UP TO : -16 MEGABYTES OF DYNAMIC RAM OR -1 MEGABYTE OF STATIC RAM
- INTERRUPT CONTROLLER TO STORE AU-TOMATICALLY EVENTS IN SHARED MEMO-RY
- PQFP160 PACKAGE
- BOUNDARY SCAN FOR TEST FACILITY

#### **DESCRIPTION**

The STLC5464 is a Subscriber line interface cards for Central Office, Central Exchange, NT2 and PBX capable of handling :

- 16 U Interfaces or
- 2 Megabits line interface cards or
- 32 SLICs (Plain Old Telephone Service) or
- Mixed analogue and digital Interfaces (SLICs or U Interfaces) or
- 16 S Interfaces
- Switching Network with centralized processing.



#### April 1996 1/83

This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice.























## **I - PIN INFORMATION**

## **I.1 - Pin Connections**







**Type :** I1 = Input TTL ; I2 = I1 + Pull-up ; I3 = I1 + Hysteresis ; I4 = I3 + Pull-up ; O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impe

13 **FRAMEB** O8 Clock B at 8kHz

9 DCLK O8 Data Clock issued from Input Clock A (or B).

17 | FSCG | O8 | Frame synchronization for GCI at 8kHz.

18 | FSCV\* | I3 | Frame synchronization for V Star at 8kHz

19 PSS | 13 Programmable synchronization Signal.

O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ;<br>O8D = Output CMOS 8mA, Open Drain ; O8DT = Output CMOS 8mA, Open Drain or Tristate ; O8DT = Output CMOS 8mA, Open Drain or Tristate;



This clock is issued from FRAME A (or B).

The PS bit of connection memory is read in real time.

16 | FS | O8 | Frame synchronization. This signal synchronizes DIN0/7 and DOUT0/7.

This clock is delivered by the circuit at 4096kHz (or 2048kHz). DOUT0/7 are transmitted on the rising edge of this signal. DIN0/7 are sampled on the falling edge of this signal.



**Type :** I1 = Input TTL ; I2 = I1 + Pull-up ; I3 = I1 + Hysteresis ; I4 = I3 + Pull-up ; O8D = Output CMOS 8mA, Open Drain ; O8DT = Output CMOS 8mA, Open Drain or Tristate ;

O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ;





**Type :** I1 = Input TTL; I2 = I1 + Pull-up; I3 = I1 + Hysteresis ; I4 = I3 + Pull-up ;<br>O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Imperency of Data in the CMOS 8mA, Open Drain ;

O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ; O8D = Output CMOS 8mA, Open Drain ;  $0.08D$ T = Output CMOS 8mA, Open Drain or Tristate ;





**Type :** I1 = Input TTL ; I2 = I1 + Pull-up ; I3 = I1 + Hysteresis ; I4 = I3 + Pull-up ;  $O4 =$ Output CMOS 4mA ;  $O4 =$ O4 + Tristate ;  $O8 =$ Output CMOS 8mA, "1" and "0" at Low Impedan O8D = Output CMOS 8mA, Open Drain ;  $O8D =$ Output CMOS 8mA, Open Drain or Tristate ;

O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ;





O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ; O8D = Output CMOS 8mA, Open Drain ; O8D = Output CMOS 8mA, Open Drain or Tristate ; O8DT = Output CMOS 8mA, Open Drain or Tristate;

Notes : 1. D0/15 input/output pins must be connected to one single external pull up resistor if not used.

#### **I.1 - Pin Definition**

#### **I.1.1 - Input Pin Definition**

- I1 : Input 1 TTL<br>I2 : Input 2 TTL
- I2 : Input 2 TTL + pull-up<br>I3 : Input 3 TTL + hystere
- $Input 3$   $TTL + hysteresis$
- I4 : Input 4 TTL + hysteresis +pull-up

#### **I.1.2 - Output Pin Definition**

- O4 : Output CMOS 4mA<br>O4T : Output CMOS 4mA
- O4T : Output CMOS 4mA, Tristate<br>O8 : Output CMOS 8mA
- O<sub>8</sub> : Output CMOS 8mA<br>O8T : Output CMOS 8mA
- Output CMOS 8mA, Tristate
- O8D : Output CMOS 8mA,Open Drain
- O8DT : Output CMOS 8mA,Open Drain or Tristate (Programmable pin)

Moreover, each output is high impedance when the NTEST Pin is at 0 volt except XTAL2 Pin which is a CMOS output.

#### **I.1.3 - Input/Output Pin Definition**

- I/O : Input TTL/ Output CMOS 8mA.
- **N.B.** XTAL1 : this input is CMOS.
	- XTAL2 : this output is CMOS; NTEST pin at 0 has no effect on this pin.



## **II - BLOCK DIAGRAM**

#### **Figure 1 :** General Block Diagram



**AVA SGS-THOMSON**<br>MICROELECTROMICS

## **II - BLOCK DIAGRAM** (continued)

The top level functionalities of Multi-HDLC appear on the general block diagram.

There are :

- The switching matrix,
- The time slot assigner,
- The 32 HDLC transmitters with associated DMA controllers,
- The 32 HDLC receivers with associated DMA controllers,
- The 16 Command/Indicate and Monitor Channel transmitters belonging to two General Component Interfaces,
- The 16 Command/Indicate and Monitor Channel receivers belonging to two General Component Interfaces (GCI),
- The memory interface,
- The microprocessor interface,
- The bus arbitration,
- The clock selection and time synchronization function,
- The interrupt controller,
- The watchdog,
- The boundary scan.

#### **III - FUNCTIONAL DESCRIPTION**

#### **III.1 - The Switching Matrix N x 64 KBits/S III.1.1 - Function Description**

The matrix performs a non-blocking switch of 256 time slots from 8 Input Time Division Multiplex (TDM) at 2 Mbit/s to 8 output Time Division Multiplex. A TDM is composed of 32 Time Slots (TS) at 64 kbit/s. The matrix is designed to switch a 64 kbit/s channel (Variable delay mode) or an hyperchannel of data (Sequence integrity mode). So, it will both provide minimum throughput switching delay for voice applications and time slot sequence integrity for data applications on a per channel basis.

The requirements of the Sequence Integrity (n\*64 kbit/s) mode are the following:

All the time slots of a given input frame must be put out during a same output frame.

The time slots of an hyperchannel (concatenation of TS in the same TDM) are not crossed together at output in different frames.

In variable delay mode, the time slot is put out as soon as possible. (The delay is two or three time slots at least between input and output).

For test facilities, any time slot of an Output TDM (OTDM) can be internally looped back into the same Input TDM number (ITDM) at the same time slot number.

A Pseudo Random Sequence Generator and a Pseudo Random Sequence Analyzer are implemented in the matrix. They allow the generation a sequence on a channel or on a hyperchannel, to analyse it and verify its integrity after several switching in the matrix or some passing of the sequence across different boards.

The Frame Signal (FS) synchronises ITDM and OTDM but a programmable delay or advance can be introduced separately on each ITDM and OTDM (a half bit time, a bit time or two bit times).

An additional pin (PSS) permits the generation of a programmable signal composed of 256 bits per frame at a bit rate of 2048 kbit/s.

An external pin (NDIS) asserts a high impedance on all the TDM outputs of the matrix when active (during the initialization of the board for example).

#### **III.1.2 - Architecture of the Matrix**

The matrix is essentially composed of buffer data memories and a connection memory.

The received serial data is first converted to parallel by a serial to parallel converter and stored consecutively in a 256 position Buffer Data Memory (see Figure 2 on Page 16).

To satisfy the Sequence Integrity (n\*64 kbit/s) requirements, the data memory is built with an even memory, an odd memory and an output memory. Two consecutive frames are stored alternatively in the odd and even memory. During the time an input frame is stored, the one previously stored is transferred into the output memory according to the connection memory switching orders. A frame later, the output memory is read and data is converted to serial and transferred to the output TDM.

#### **III.1.3 - Connection Function**

Two types of connections are offered :

- unidirectional connection and
- bidirectional connection.

An unidirectional connection makes only the switch of an input time slot through an output one whereas a bidirectional connection establishes the link in the other direction too. So a double connection can be achieved by a single command (see Figure 3 on Page 17).

#### **III.1.4 - Loop Back Function**

Any time slot of an Output TDM can be internally looped back on the time slot which has the same TDM number and the same TS number

#### (OTDMi, TSj) ----> (ITDMi, TSj).

In the case of a bidirectional connection, only the one specified by the microprocessor is concerned by the loop back (see Figure 4 on Page 17).



#### **Figure 2 :** Switching Matrix Data Path



**Figure 3 :** Unidirectional and Bidirectional Connections



**Figure 4 :** Loop Back



#### **III.1.5 - Delay through the Matrix**

#### **III.1.5.1 - Variable Delay Mode**

In the variable delay mode, the delay through the matrix depends on the relative positions of the input and output time slots in the frame.

So, some limits are fixed :

- the maximum delay is a frame  $+2$  time slots,
- the minimum delay is programmable. Three time slots if  $IMTD = 1$ , in this case  $n = 2$  in the formula hereafter or two time slots if  $IMTD = 0$ , in this case  $n = 1$  in the same formula (see Paragraph "Switching Matrix Configuration Reg SMCR  $(0C)_{H}$ " on Page 60).

All the possibilities can be ranked in three cases :

a) If OTSy > ITSx + n then the variable delay is :

OTSy - ITSx Time slots

b) If ITSx  $<$  OTSy  $<$  ITSx  $+$  n then the variable delay is :

OTSy - ITSx + 32 Time slots

c) OTSy < ITSx then the variable delay is : 32 - (ITSx - OTSy) Time slots.

N.B. Rule b) and rule c) are identical.

For  $n = 1$  and  $n = 2$ , see Figure 5 on Page 18.

#### **III.1.5.2 - Sequence Integrity Mode**

In the sequence integrity mode  $(SI = 1)$ , the input time slots are put out 2 frames later (see Figure 6 on Page 19).

In this case, the delay is defined by a single expression :

Constant Delay =  $(32 - ITSx) + 32 + OTSy$ So, the delay in sequence integrity mode varies from 33 to 95 time slots.



## **Figure 5:** Variable Delay through the matrix with ITDM = 1





18/83



**Figure 6:** Variable Delay through the matrix with ITDM = 0



**Figure 7 :** Constant Delay through the matrix with SI = 1





20/83

## **III.1.6 - Connection Memory**

#### **III.1.6.1 - Description**

The command memory is composed of 256 locations addressed by the number of OTDM and TS (8x32).

Each location permits :

- to connect each input time slot to one output time slot (If two or more output time slots are connected to the same input time slot number, there is broadcasting).
- to select the variable delay mode or the sequence integrity mode for any time slot.
- to loop back an output time slot. The contents of an output time slot (OTSx, OTDMp) is the same as the input time slot (ITSx,ITDMp).
- to output the contents of the corresponding connection memory instead of the data which has been stored in data memory.
- to output the sequence of the pseudo random sequence generator on an output time slot: a pseudo random sequence can be inserted in one or several time slots of the same Output TDM ; this insertion must be enabled by the microprocessor in the configuration register of the matrix.
- to define the reception of a sequence by the pseudo random sequence analyzer: a pseudo random sequence can be extracted from one or several time slots of the same Input TDM and routed to the analyzer; this extraction can be enabled by the microprocessor in the configuration register of the matrix.
- to assert a high impedance level on an output time slot (disconnection).
- to deliver a programmable 256-bit sequence during 125 microseconds on the Programmable synchronization Signal pin (PSS).

## **III.1.6.2 - Access to Connection Memory**

Supposing that the Switching Matrix Configuration Register (SMCR) has been already written by the microprocessor, it is possible to access to the connection memory from microprocessor with the help of two registers :

- Connection Memory Data Register (CMDR) and
- Connection Memory Address Register (CMAR).

## **III.1.6.3 - Access to Data Memory**

To extract the contents of the data memory it is possible to read the data memory from microprocessor with the help of the two registers :

– Connection Memory Data Register (CMDR) and

– Connection Memory Address Register (CMAR).

## **III.2 - HDLC CONTROLLER**

#### **III.2.1 - Function description**

The internal HDLC controller can run up to 32 channels in a conventional HDLC mode or in a transparent (non-HDLC) mode (configurable per channel).

Each channel bit rate is programmable from 4kbit/ s to 2 Mbit/s. All the configurations are also possible between 32 channels from 4 to 64 kbit/s or one channel at 2 Mbit/s.

In reception, the HDLC time slots can directly come from the input TDM DIN8 (direct HDLC Input) or from any other TDM input after switching towards the output 7 of the matrix (configurable per time slot).

In transmission, the HDLC frames are sent on the output DOUT6 and on the output CB (with or without contention mechanism), or are switched towards the other TDM output via the input 7 of the matrix (see Figure 8 on Page 22 and Paragraph III.2.2 on Page 23).

## **III.2.1.1 - Format of the HDLC Frame**

The format of an HDLC frame is the same in receive and transmit direction and shown here after.

#### **III.2.1.2 - Composition of an HDLC Frame**



– Opening Flag

- One or two bytes for address recognition (reception) and insertion (transmission)
- Data bytes with bit stuffing
- Frame Check Sequence: CRC with polynomial  $G(x) = x^{16} + x^{12} + x^{5} + 1$
- Closing Flag.







5464-09.EPS



#### **III.2.1.3 - Description and Functions of the HDLC Bytes**

– FLAG

The binary sequence 01111110 marks the beginning and the end of the HDLC Frame. Note: In reception, three possibilities of consecutive flags are allowed and correctly detected :

- two normal consecutive flags :

- ...01111110 01111110...
- two consecutive flags with a "0" common : ...011111101111110...
- a global common flag :...01111110... this flag is the closing flag for the current frame and the opening flag for the next frame
- ABORT

The binary sequence 1111111 marks an Abort command.

In reception, seven consecutive 1's, inside a message, are detected as an abort command and generates an interrupt to the host.

In transmit direction, an abort is sent upon command of the micro-processor. No ending flag is expected after the abort command.

– BIT STUFFING AND UNSTUFFING

This operation is done to avoid the confusion of a data byte with a flag.

In transmission, if five consecutive 1's appear in the serial stream being transmitted, a zero is automatically inserted (bit stuffing) after he fifth "1". In reception, if five consecutive "1" followed by a zero are received, the "0" is assumed to have been inserted and is automatically deleted (bit unstuffing).

– FRAME CHECK SEQUENCE

The Frame Check Sequence is calculated according to the recommendation Q921 of the CCITT.

– ADDRESS RECOGNITION

In the frame, one or two bytes are transmitted to indicate the destination of the message. Two types of addresses are possible :

- a specific destination address

- a broadcast address.

In reception, the controller compares the receive addresses to internal registers, which contain its own addresses. 4 bits in the receive command register (HRCR) inform the receiver of which registers, it has to take into account for the comparison. The receiver compares the two address bytes of the message to the specific board address and the broadcast address. Upon an address match, the address and the data following are written to the data buffers; upon an address mismatch, the frame is ignored. So, it authorizes the filtering of the messages. If no comparison is specified, each frame is received whatever its

address field.

In Transmission, the controller sends the frame including the destination or broadcast addresses.

#### **III.2.2 - CSMA/CR Capability**

An HDLC channel can come in and go out by any TDM input on the matrix. For time constraints, direct HDLC Access is achieved by the input TDM (DIN 8) and the output TDM (DOUT6).

In transmission, a time slot of a TDM can be shared between different sources in Multi-point to point configuration (different subscriber's boards for example). The arbitration system is the CSMA/CR (Carrier Sense Multiple access with Contention Resolution).

The contention is resolved by a bus connected to the CB pin (Contention Bus). This bus is a 2Mbit/s wire line common to all the potential sources.

If a Multi-HDLC has obtained the access to the bus, the data to transmit is sent simultaneously on the CB line and the output TDM. The result of the contention is read back on the Echo line. If a collision is detected, the transmission is stopped immediately. A contention on a bit basis is so achieved. Each message to be sent with CSMA/CR has a priority class (PRI =  $8$ , 10) indicated by the Transmit Descriptor and some rules are implemented to arbitrate the access to the line. The CSMA/CR Algorithm is given. When a request to send a message occurs, the transmitter determines if the shared channel is free. The Multi-HDLC listens to the Echo line. If C or more consecutive "1" are detected (C depending on the message's priority), the Multi-HDLC begins to send its message. Each bit sent is sampled back and compared with the original value to send. If a bit is different, the transmission is instantaneously stopped (before the end of this bit time) and will restart as soon as the Multi-HDLC will detect that the channel is free without interrupting the microprocessor.

After a successful transmission of a message, a programmable penalty PEN(1 or 2) is applied to the transmitter (see Paragraph HDLC Transmit Command Register on Page 65). It guarantees that the same transmitter will not take the bus another time before a transmitter which has to send a message of same priority.

In case of a collision, the frame which has been aborted is automatically retransmitted by the DMA controller without warning the microprocessor of this collision. The frame can be located in several buffers in external memory. The collision can be detected from the second bit of the opening frame to the last but one bit of the closing frame.



#### **III.2.3 - Time Slot Assigner Memory**

Each HDLC channel is bidirectional and configurate by the Time Slot Assigner (TSAR).

The TSA is a memory of 32 words (one per physical Time Slot) where all of the 32 input and output time slots of the HDLC controllers can be associated to logical HDLC channels. Super channels are created by assigning the same logical channel number to several physical time slots.

The following features are configurate for each HDLC time slot :

- Time slot used or not
- One logical channel number
- Its source : (DIN 8 or the output 7 of the matrix)
- Its bit rate and concerned bits (4kbit/s to 64kbit/s). 4kbit/s correspond to one bit transmitted each two frames. This bit must be present in two consecutive frames in reception, and repeated twice in transmission.
- Its destination :
	- direct output on DOUT6

- direct output on DOUT6 and on the Contention Bus (CB)

- on another OTDM via input 7 of the matrix. and on the Contention Bus (CB)

#### **III.2.4 - Data Storage Structure**

Data associated with each Rx and Tx HDLC channel is stored in external memory; The data transfers between the HDLC controllers and memory are ensured by 32 DMAC (Direct Memory Access Controller) in reception and 32 DMAC in transmission.

The storage structure chosen in both directions is composed of one circular queue of buffers per channel. In such a queue, each data buffer is pointed to by a Descriptor located in external memory too. The main information contained in the Descriptor is the address of the Data Buffer, its length and the address of the next Descriptor. They can be linked together.

This structure allows to :

- Store receive frames of variable and unknown length
- Read transmit frames stored in external memory by the host
- Easily perform the frame relay function.

#### **III.2.4.1 - Reception**

At the initialization of the application, the host has to prepare an Initialization Block memory, which contains the first receive buffer descriptor address for each channel, and the receive circular queues. At the opening of a receive channel, the DMA controller reads the address of the first buffer descriptor corresponding to this channel in the initialization Block. Then, the data transfer can occur without intervention of the processor (see Figure 9 on Page 25).

A new HDLC frame always begins in a new buffer. A long frame can be split between several buffers if the buffer size is not sufficient. All the information concerning the frame and its location in the circular queue is included in the Receive Buffer Descriptor :

- The Receive Buffer Address (RBA),
- The size of the receive buffer (SOB),
- The number of bytes written into the buffer (NBR),
- The Next Receive Descriptor Address (NRDA),
- The status concerning the receive frame,
- The control of the queue.

#### **III.2.4.2 - Transmission**

In transmission, the data is managed by a similar structure as in reception (see Figure 10 on Page 25).

By the same way, a frame can be split up between consecutive transmit buffers.

The main information contained in the Transmit Descriptor are :

- transmit buffer address (TBA),
- number of bytes to transmit (NBT) concerning the buffer,
- next transmit descriptor address (NTDA),
- status of the frame after transmission,
- control bit of the queue,
- CSMA/CR priority (8 or 10).

#### **III.2.4.3 - Frame Relay**

The principle of the frame relay is to transmit a frame which has been received without treatment. A new heading is just added. This will be easily achieved, taking into account that the queue structure allows the transmission of a frame split between several buffers.









#### **III.2.5 - Transparent Modes**

In the transparent mode, the *Multi-HDLC* transmits data in a completely transparent manner without performing any bit manipulation or Flag insertion. The transparent mode is per byte function.

Two transparent modes are offered :

- First mode : for the receive channels, the Multi-HDLC continuously writes received bytes into the external memory as specified in the current receive descriptor without taking into account the Fill Character Register.
- Second mode : the Fill Character Register specifies the "fill character" which must be taken into account. In reception, the "fill character" will not be transferred to the external memory. The detection of "Fill character" marks the end of a message and generates an interrupt if  $BINT = 1$ (see Transmit Descriptor on Page 78). When the "Fill character" is not detected a new message is receiving.

As for the HDLC mode, the correspondence between the physical time slot and the logical channel is fully defined in the Time Slot Assigner memory (Time slot used or not used, logical channel number, source, destination).

#### **III.2.6 - Command of the HDLC Channels**

The microprocessor is able to command each HDLC receive and transmit channel. Some of the commands are specific to the transmission or the reception but others are identical.

#### **III.2.6.1 - Reception Commands**

- The configuration of the controller operating mode is: HDLC mode or Transparent mode.
- The control of the controller: START, HALT, CONTINUE, ABORT.

START : On a start command, the RxDMA controller reads the address of the first descriptor in the initialization block memory and is ready to receive a frame.

HALT : For overloading reasons, the microprocessor can decide to halt the reception. The DMA controller finishes transfer of the current frame to external memory and stops. The channel can be restarted on CONTINUE command.

CONTINUE : The reception restarts in the next descriptor.

ABORT: On an abort command, the reception is instantaneously stopped. The channel can be restarted on a START or CONTINUE command.

- Reception of FLAG (01111110) or IDLE (11111111) between Frames.
- CRC transferred in external memory or not.
- Command of the address recognition. The microprocessor defines the addresses that the Rx controller has to take into account.
- In transparent mode: "fill character" register selected or not.

#### **III.2.6.2 - Transmission Commands**

- The configuration of the controller operating mode is : HDLC mode or Transparent mode.
- The control of the controller : START, HALT, CONTINUE, ABORT.

START : On a start command, the Tx DMA controller reads the address of the first descriptor in the initialization block memory and tries to transmit the first frame if End Of Queue is not at "1". HALT : The transmitter finishes to send the current frame and stops.The channel can be restarted on a CONTINUE command.

CONTINUE : if the CONTINUE command occurs after HALT command, the HDLC Transmitter restarts by transmitting the next buffer associated to the next descriptor.

If the CONTINUE command occurs after an ABORT command which has occurred during a frame, the HDLC transmitter restarts by transmitting the frame which has been effectively aborted by the microprocessor.

ABORT: On an abort command, the transmission of the current frame is instantaneously stopped, an ABORT sequence "1111111" is sent, followed by IDLE or FLAG bytes. The channel can be restarted on a START or CON-TINUE command.

- Transmission of FLAG (01111110) or IDLE (111111111) between frames can be selected.
- CRC can be transmitted or not.
- In transparent mode: "fill character" register can be selected or not.

#### **III.3 - C/I and Monitor**

#### **III.3.1 - Function Description**

The Multi-HDLC is able to operate both GCI and V\* links. The TDM DIN/DOUT 4 and 5 are internally connected to the CI and Monitor receivers/transmitters. Since the controllers handle up to 16 CI and 16 Monitor channels simultaneously, the Multi-HDLC can manage up to 16 level 1 circuits.

The Multi-HDLC can be used to support the CI and monitor channels based on the following protocols :

- ISDN V\* protocol
- ISDN GCI protocol
- Analog GCI protocol.

26/83



#### **III.3.2 - GCI and V\* Protocol**

A TDM can carry 8 GCI channels or V\* channels. The monitor and S/C bytes always stand at the same position in the TDM in both cases.



The GCI or V\* channels are composed of 4 bytes and have both the same general structure.



B1, B2 : Bytes of data. Those bytes are not affected by the monitor and CI protocols.

- MON : Monitor channel for operation and maintenance information.
- S/C : Signalling and control information.

Only Monitor handshakes and S/C bytes are different in the three protocols :

ISDN V\* S/C byte



Analog GCI S/C byte



- CI : The Command/Indicate channel is used for activation/deactivation of lines and control functions.
- D : These 2 bits carry the 16 kbit/s ISDN basic access D channel.

In GCI protocol, A and E are the handshake bits and are used to control the transfer of information on monitor channels.The E bit indicates the transfer of each new byte in one direction and the A bit acknowledges this byte transfer in the reverse direction.

In V\* protocol, there isn't any handshake mode.The transmitter has only to mark the validity of the Monitor byte by positioning the E bit (T is not used and is forced to "1").

For more information about the GCI and V\*, refer to the General Interface Circuit Specification (issue1.0, march 1989) and the France Telecom Specification about ISDN Basic Access second generation (November 1990).

#### **III.3.3 - Structure of the Treatment**

GCI/V\* TDM's are connected to DIN 4 and DIN 5. The D channels are switched through the matrix towards the output 7 and the HDLC receiver. The Monitor and S/C bytes are multiplexed and sent to the CI and Monitor receivers (see Figure 11 on Page 28).

In transmission, the S/C and Monitor bytes are recombined by multiplexing the information provided by the Monitor, C/I and the HDLC Transmitter. Like in reception, the D channel is switched through the matrix.

#### **III.3.4 - CI and Monitor Channel Configuration**

Monitor channel data is located in a time slot ; the CI and monitor handshake bits are in the next time slot.

Each channel can be defined independently. A table with all the possible configurations is presented hereafter (Table 13).



Monitor V\* Monitor GCI

Monitor validated or not

**Note :** A mix of V\* and GCI monitoring can be performed for two distinct channels in the same application.

#### **III.3.5 - CI and Monitor Transmission/Reception Command**

The reception of C/I and Monitor messages are managed by two interrupt queues.

In transmission, a transmit command register is implemented for each C/I and monitor channel (16 C/I transmit command registers and 16 Monitor transmit command registers). Those registers are accessible in read and write modes by the microprocessor.



**Figure 11 :** D, C/I and Monitor Channel Path



#### **III.4 - Microprocessor Interface**

#### **III.4.1 - Description**

The Multi-HDLC circuit can be controlled by several types of microprocessors (ST9, Intel/Motorola 8 or 16 data bits interfaces) such as :

- ST9 family
- INTEL 80C188 8 bits
- INTEL 80C186 16 bits
- MOTOROLA 68000 16 bits
- MOTOROLA 68020 16/32 bits.

During the initialization of the Multi-HDLC circuit, the microprocessor interface is informed of the type of microprocessor that is connected by polarisation of three external pins MOD 0/2).

Two chip Select (CS0/1) pins are provided. CS0 will select the internal registers and CS1 the external memory.

Table 14 : Microprocessor Interface Selection

MOD <sub>2</sub> Pin	MOD <sub>1</sub> Pin	<b>MOD0</b> Pin	Microprocessor
			80C188
			80C186
			68000
			68020
			ST9

#### **III.4.2 - Definition of the Interface for the different microprocessors**

The signals connected to the microprocessor interface are presented on the following figures for the different microprocessor (see Figures 12, 13, 14, 15, 16, 17 and 18 on Pages 29-30).



**Figure 12 :** Multi-HDLC connected to µP with multiplexed buses



#### **Figure 13 :** Multi-HDLC connected to µP with non-multiplexed buses



#### **Figure 14 :** Microprocessor Interface for INTEL 80C188



**Figure 15 :** Microprocessor Interface for INTEL 80C186





29/83

#### **Figure 16 :** Microprocessor Interface for MOTOROLA 68000



**Figure 17 :** Microprocessor Interface for MOTOROLA 68020



**Figure 18 :** Microprocessor Interface for ST9





#### **III.5 - Memory Interface**

#### **III.5.1 - Function Description**

The memory interface allows the connection of Static or Dynamic RAM. The memory space addressable in the two configurations is not the same. In the case of dynamic memory (DRAM), the memory interface will address up to 16 Megabytes. In case of static memory (SRAM) only 1 Megabyte will be addressed. The memory location is always organized in 16 bits.

The memory is shared between the Multi-HDLC and the microprocessor. The access to the memory is arbitrated by an internal function of the circuit: the bus arbitration.

#### **III.5.2 -Choice of memory versus microprocessor and capacity required**

The memory interface depends on the memory chips which are connected. As the memory chips will be chosen versus the microprocessor and the wanted memory space, the following table presents the different configurations (see Table 22).

Table 22 : DRAM and SDRAM Selection versus uP

Example1 : if the application requires 16 bit  $\mu$ Processor and 1 Megaword Shared memory size, three capabilities are offered :

- 4 DRAM Circuits (256Kx16) or
- 4 DRAM Circuits (1Mx4) or
- 1 DRAM Circuit (1Mx16).

Example2 : if the application requires 8 bit  $\mu$ Processor and 1 Megabyte Shared memory size, three capabilities are offered:

- 2 DRAM Circuits (256Kx16) or
- 8 SRAM Circuits (128Kx8) or
- 2 SRAM Circuits (512kx8).

Example3 : for small applications it is possible to connect 2 SRAM Circuits (128Kx8) to obtain 256 Kilobytes shared memory.

#### **III.5.3 - Memory Cycle**

For SRAM and DRAM, the different cycles are programmable (see Paragraph "Memory Interface Configuration Register MICR  $(32)_{\text{H}}$ " on Page 71). Each cycle is equal to : p x 1/f

with f the frequency of signal applied to the Crystal 1 input and p selected by the user.









The SRAM space achieves 1 Mbyte max. It is always organized in 16 bits. The structure of the memory plane is shown in the following figures.

Because of the different chips usable, 19 address wires and 8 NCE (Chip Enable) are necessary to address the 1 Mbyte. The NCE selects the Most or Least Significant Byte versus the value of A0 delivered by the µP and the location of chip in the memory space.

#### **III.5.4.1 - 18K x n SRAM**

The Address bits delivered by the Multi-HDLC for 128K x n SRAM circuits are :

ADM0/14 and ADM15/16 (17 bits) corresponding with  $A1/17$  delivered by the  $\mu$ P.

#### **Figure 19 :** 128K x 8 SRAM Circuit Memory **Organization**



#### **III.5.4.2 - 512K x n SRAM**



The Address bits delivered by the Multi-HDLC for 512K x n SRAM circuits are : ADM0/14 and ADM15/18 (19 bits) corresponding with A1/19 delivered by the uP.

32/83





#### **III.5.5 - DRAM Interface**

In DRAM, the memory space can achieve up to 16 megabytes organized by 16 bits. Eleven address wires, four NRAS and two NCAS are needed to select any byte in the memory. One NRAS signal selects 1 bank of 4 and the NCAS signals select the bytes concerned by the transfer (1 or 2 selecting a byte or a word).The DRAM memory interface is then defined. The "RAS only" refresh cycles will refresh all memory locations. The refresh is programmable. The frequency of the refresh is fixed by the memory requirements.

#### **III.5.5.1 - 256K x n DRAM**



The Address bits delivered by the Multi-HDLC for 256K x n DRAM circuits are :

ADM0/8 ( $2 \times 9 = 18$  bits) corresponding with A1/18 delivered by the  $\mu$ P.

**Figure 21 :** 256K x 16 DRAM Circuit Organization



**Ayy SGS-THOMSON**<br>**Ayy** Microelectromics

**III.5.5.2 - 1M x n DRAM**



The Address bits delivered by the Multi-HDLC for 1M x n DRAM circuits are :

ADM0/9  $(2 \times 10 = 18 \text{ bits})$  corresponding with A1/20 delivered by the  $\mu$ P.





#### **III.5.5.3 - 4M x n DRAM**



The Address bits delivered by the Multi-HDLC for 4M x n DRAM circuits are :

ADM0/10  $(2 \times 11 = 22 \text{ bits})$  corresponding with A1/20 delivered by the uP.



## **Figure 23 :** 4M x 16 DRAM Circuit Organization

## **III.6 - Bus Arbitration**

The Bus arbitration function arbitrates the access to the bus between different entities of the circuit. Those entities which can call for the bus are the following :

- The receive DMA controller,
- The microprocessor,
- The transmit DMA controller,
- The Interrupt controller,

– The memory interface for refreshing the DRAM.

This list gives the memory access priorities per default.

If the treatment of more than 32 HDLC channels is required by the application, it is possible to chain seve-ral Multi-HDLC components. That is done with two external pins (TRI, TRO) and a token ring system.

The TRI, TRO signals are managed by the bus arbitration function too. When a chip has finished its tasks, it sends a pulse of 30 ns to the next chip.

#### **Figure 24 :** Chain of n Multi-HDLC Components





5464-23.EPS

PS<sub>I</sub> i464-23

#### **III.7 - Clock Selection and Time Synchronization**

#### **III.7.1 -Clock Distribution Selection and Supervision**

Two clock distributions are available (Clock at 4.096MHz or 8.192MHz and a synchronization signal at 8kHz). The component has to select one of these two distributions and to check its integrity (see Figure 25 and Paragraph "General Configuration Register GCR  $(02)_H$ " on Page 57).

DCLK, FSC GCI and FSC V\* are output on three external pins of the Multi-HDLC. DCLK is the clock selected between Clock A and Clock B. FSC, GCI and FSC V\* are functions of the selected distribution and respect the GCI and V\* frame synchronization specifications.

The supervision of the clock distribution consists of verifying its availability. The detection of the clock absence is done in a less than 250µs. In case the clock is absent, an interrupt is generated with a 4kHz recurrence. Then the clock distribution is switched by the microprocessor. This change of clock occurs on a falling edge of the new selected distribution.



Depending on the applications, three different signals of synchronization (GCI, V\* or Sy) can be provided to the component. The clock A/B frequency can be a 4096 or 8192kHz clock. The component is informed of the synchronization and clocks that are connected by software.The timings of the different synchronization are given Page 38.

#### **III.7.2 - VCXO Frequency Synchronization**

An external VCXO can be used to provide a clock to the transmission components. This clock is controlled by the main clock distribution (Clock A or Clock B at 4096kHz). As the clock of the transmission component is 15360 or 16384kHz, a configurable function is necessary.

The VCXO frequency is divided by P (30 or 32) to provide a common sub-multiple (512kHz) of the reference frequency CLOCKA or CLOCKB (4096kHz). The comparison of these two signals gives an error signal which commands the VCXO. Two external pins are needed to perform this function : VCXO-IN and VCXO-OUT (see Figure 26 on Page 35).







#### **III.8 - Interrupt Controller**

#### **III.8.1 - Description**

Three external pins are used to manage the interrupts generated by the Multi-HDLC. The interrupts have three main sources :

- The operating interrupts generated by the HDLC receivers/transmitters, the CI receivers and the monitor transmitters/receivers. INT0 Pin is reserved for this use.
- The interrupt generated by an abnormal working of the clock distribution. INT1 Pin is reserved for this use.
- The non-activity of the microprocessor (Watchdog). WDO Pin is reserved for this use.

#### **III.8.2 - Operating Interrupts (INT0 Pin)**

There are five main sources of operating interrupts in the Multi-HDLC circuit :

- The HDLC receiver,
- The HDLC transmitter,
- $-$  The CI receiver
- The Monitor receiver,
- The Monitor transmitter.

When an interrupt is generated by one of these functions, the interrupt controller :

- Collects all the information about the reasons of this interrupt
- Stores them in external memory.
- Informs the microprocessor by positioning the INT0 pin in the high level.

Three interrupt queues are built in external memory to store the information about the interrupts :

- A single queue for the HDLC receivers and transmitters
- One for the CI receivers
- One for the monitor receivers.

The microprocessor takes the interrupts into account by reading the interrupt register of the interrupt controller.

This register informs the microprocessor of the interrupt source. The microprocessor will have information about the interrupt source by reading the corresponding interrupt queue (see Paragraph "Interrupt Register IR  $(38)<sub>H</sub>$ " on Page 74).

On an overflow of the circular interrupt queues and an overrun or underrun of the different FIFO, the INT0 Pin is activated and the origin of the interrupt is stored in the Interrupt Register.

A 16 bits register is associated with the Tx Monitor interrupt. It informs the microprocessor of which transmitter has generated the interrupt (see Paragraph "Transmit Monitor Interrupt Register TMIR  $(30)_{\text{H}}$ " on Page 71).

## **III.8.3 - Time Base Interrupts (INT1 Pin)**

The Time base interrupt is generated when an absence or an abnormal working of clock distribution is detected. The INT1 Pin is activated.

## **III.8.4 - Emergency Interruots (WDO Pin)**

The WDO signal is activated by an overflow of the watchdog register.

#### **III.8.5 - Interrupt Queues**

There are three different interrupt queues :

- Tx and Rx HDLC interrupt queue
- Rx C/I interrupt queue
- Rx Monitor interrupt queue.

Their length can be defined by software.

For debugging function, each interrupt word of the CI interrupt queue and monitor interrupt queue can be followed by a time stamped word. It is composed of a counter which runs in the range of 250µs. The counter is the same as the watchdog counter. Consequently, the watchdog function isn't available at the same time.



**Figure 27 :** The Three Circular Interrupt Memories



#### **III.9 - Watchdog**

This function is used to control the activity of the application. It is composed of a counter which counts down from an initial value loaded in the Timer register by the microprocessor.

If the microprocessor doesn't reset this counter before it is totally decremented, the external Pin WDO is activated ; this signal can be used to reset the microprocessor and all the application.

The initial time value of the counter is programmable from 0 to 15s in increments of 0.25ms.

At the reset of the component, the counter is automatically initialized by the value corresponding to 512ms which are indicated in the Timer register. The microprocessor must put WDR (IDCR Register) to"1" to reset this counter and to confirm that the application started correctly.

In the reverse case, the WDO signal could be used to reset the board a second time.

#### **III.10 - Reset**

There are two possibilities to reset the circuit :

- by software,
- by hardware.

Each programmable register receives its default value. After that, the default value of each data register is stored in the associated memory except for Time slot Assigner memory

#### **III.11 - Boudary Scan**

The Multi-HDLC is equipped with an IEEE Standard Test Access Port (IEEE Std 1149.1). The boundary scan technique involves the inclusion of a shift register stage adjacent to each component pin so that signals at component boundaries can be controlled and observed using scan testing principle. Its intention is to enable the test of on board interconnections and ASIC production tests. The external interface of the Boundary Scan is composed of the signals TDI, TDO, TCK, TMS and TRST as defined in the IEEE Standard.


# **IV - DC SPECIFICATIONS**

### **Absolute Maximum Ratings**



### **Recommended DC Operating Conditions**



**Note 1 :** All the following specifications are valid only within these recommended operating conditions.

### **TTL Input DC Electrical Characteristics**



**Note 2 :** Excluding package

### **CMOS Output DC Electrical Characteristics**



Note 3: X is the source/sink current under worst case conditions and is reflected in the name of the I/O cell according to the drive capability.<br>X = 4 or 8mA.

## **Protection**





# **V - CLOCK TIMING**

### **V.1 - Synchronization Signals delivered by the system**

For one of three different input synchronizations which is programmed, FSCG and FSCV\* signals deli-vered by the Multi-HDLC are in accordance with the figure hereafter.

**Figure 28 :** Clocks received and delivered by the Multi-HDLC



#### The four Multiplex Configuration Re gisters a re at ze ro (no de lay).

5464-29.EPS

5464-29.EPS





# **V - CLOCK TIMING** (continued)

# **V.2 - TDM Synchronization**

**Figure 29 :** Synchronization Signals received by the Multi-HDLC



#### The four Multiplex Configuration Registers are at zero (no delay between FS and Multiplexes).





5464-30.EPS

39/83

# **V - CLOCK TIMING** (continued)

# **V.3 - GCI Interface**

**Figure 30 :** GCI Synchro Signal delivered by the Multi-HDLC



The four Multiplex Configuration Registe rs are at zero (no delay betwee n FS a nd Multiplexes ).

5464-31.EPS

5464-31.EPS





# **V - CLOCK TIMING** (continued)

# **V.4 - V\* Interface**

**Figure 31 :** V\* Synchronization Signal delivered by the Multi-HDLC









## **VI - MEMORY TIMING**

### **VI.1 - Dynamic Memories**

**Figure 32 :** Dynamic Memory Read Signals from the MULTI-HDLC







# **VI - MEMORY TIMING** (continued)



**Figure 33 :** Dynamic Memory Write Signals from the MULTI-HDLC



**Note :** Total Cycle : Tu + Tv + Tw + Tz



## **VI - MEMORY TIMING** (continued)

### **VI.2 - Static Memories**

# **Figure 34 :** Static Memory Read Signals from the Multi-HDLC







5464-36.EPS

# **VI - MEMORY TIMING** (continued)



#### **Figure 35 :** Static Memory Write Signals from the Multi-HDLC



**Note :** Total Write Cycle : Tuv + 1/f



# **VII - MICROPROCESSOR TIMING**

# **VII.1 - ST9 Family MOD0=1, MOD1=0, MOD2=0**

## **Figure 36 :** ST9 Read Cycle







# **Figure 37 :** ST9 Write Cycle







## **VII.2 - 80C188 MOD0=1, MOD1=1, MOD2=0**

#### **Figure 38 :** 80C188 Read Cycle







5464-40.EPS

# **VII - MICROPROCESSOR TIMING** (continued)

**Figure 39 :** 80C188 Write Cycle







# **VII.3 - 80C186 MOD0=1, MOD1=1, MOD2=1**

# **Figure 40 :** 80C186 Read Cycle





# **Figure 41 :** 80C186 Write Cycle







# **VII.4 - 68000 MOD0=0, MOD1=0, MOD2=1**

## **Figure 42 :** 68000 Read Cycle



5464-43.EPS





5464-44.EPS

# **VII - MICROPROCESSOR TIMING** (continued)

# **Figure 43 :** 68000 Write Cycle







# **VII.5 - 68000 MOD0=0, MOD1=0, MOD2=0**

# **Figure 44 :** 68020 Read Cycle





5464-45.EPS



**Figure 45 :** 68020 Write Cycle







5464-46.EPS

# **VII.6 - Token Ring Timing**

# **Figure 46 :** Token Ring







### **VIII - INTERNAL REGISTERS**

'Not used' bits (Nu) are accessible by the microprocessor but the use of these bits by software is not recommended.

'Reserved' bits are not implemented in the circuit. However, it is not recommended to use this address.

#### VIII.1 - Identification and Dynamic Command Register - IDCR (00)<sub>H</sub>



When this register is read by the microprocessor, the circuit code C0/15 is returned. Reset has no effect on this register.

C0/3 indicates the version.

C4/7 indicates the revision.

C8/11 indicates the foundry.

C12/15 indicates the type.

Example : this code is  $(0010)_{\text{H}}$  for the first sample.

When this register is written by the microprocessor then :



#### TL : TOKEN LAUNCH

When TL is set to 1 by the microprocessor, the token pulse is launched from the TRO pin (Token Ring Output pin). This pulse is provided to the TRI pin (Token Ring Input pin) of the next circuit in the applications where several *Multi-HDLC*s are connected to the same shared memory.

### WDR : WATCHDOG RESET. When the bit 1 (WDR) of this register is set to 1 by the microprocessor, the watchdog counter is reset.

#### RSS : RESET SOFTWARE

When the bit 2 (RSS) of this register is set to 1 by the microprocessor, the circuit is reset (Same action as reset pin).

### **VIII.2 - General Configuration - GCR (02)H**



#### WDD : Watch Dog Disable

 $WDD = 1$ , the Watch Dog is masked : WDO pin stays at "0". WDD = 0, the Watch Dog generates an "1" on WDO pin if the microprocessor has not reset the Watch Dog during the duration programmed in Timer Register.

PMA : Priority Memory Access  $PMA = 1$ , if the token ring has been launched it is captured and kept in order to authorize memory accesses. PMA = 0, memory is accessible only if the token is present; after one memory access the token is re-launched from TRO pin of the current circuit to TRI pin of the next circuit.

TRD : Token Ring Disable  $TRD = 1$ , if the token has been launched, the token ring is stopped and destroyed; memory accesses are not possible. The token will not appear on TRO pin.  $TRD = 0$ , the token ring is authorized; when the token will be launched, it will appear on TRO pin.





- EVM : EXTERNAL VCXO MODE EVM=1,VCXO Synchronization Counter is divided by 32. EVM=0,VCXO Synchronization Counter is divided by 30.
- D7 : HDLC connected to MATRIX D7 = 1, the transmit HDLC is connected to matrix input 7, the DIN7 signal is ignored.  $D7 = 0$ , the DIN7 signal is taken into account by the matrix, the transmit HDLC is ignored by the matrix.
- SYN0/1: SYNCHRONIZATION

SYN0/1 : these two bits define the signal applied on FRAMEA/B inputs. For more details, see "Synchronization signals delivered by the system. 7.1.



- HCL : HIGH BIT CLOCK This bit defines the signal applied on CLOCKA/B inputs.  $HCL = 1$ , bit clock signal is at 8192kHz HCL= 0, bit clock signal is at 4096kHz
- CSD : Clock Supervision Deactivation CSD = 1, the lack of selected clock is not seen by the microprocessor; INT1 is masked. CSD = 0, when the selected clock disappears the INT1 pin goes to 5V, 250ms after this disappearance.
- SELB : SELECT B SELB = 1, FRAME B and CLOCK B must be selected. SELB = 0, FRAME A and CLOCK A must be selected.
- BSEL : B SELECTED (this bit is read only) BSEL = 1, FRAME B and CLOCK B are selected. BSEL = 0, FRAME A and CLOCK A are selected.
- SCL : Single Clock This bit defines the signal delivered by DCLK output pin. SCL = 1, Data Clock is at 2048kHz. SCL = 0, Data Clock is at 4096kHz.



58/83

AFAB : Advanced Frame A/B Signal AFAB = 1, the advance of Frame A Signal and Frame B Signal is 0.5 bit time. AFAB = 0, Frame A Signal and Frame B Signal are in accordance with the clock timing (see : Synchronization signals delivered by the system. 7.1).

MBL : Memory Bus Low impedance MBL = 1, the shared memory bus is at low impedance between two memory cycles. The memory bus includes Control bits, Data bits, Address bits. One Multi-HDLC is connected to the shared memory.  $MBL = 0$ , the shared memory bus is at high impedance between two memory cycles. Several Muti-HDLCs can be connected to the shared memory. One pull up resistor is recommended on each wire.

#### VIII.3 - Input Multiplex Configuration Register 0 - IMCR0 (04)<sub>H</sub>



See definition in next Paragraph.

### VIII.4 - Input Multiplex Configuration Register 1 - IMCR1 (06)<sub>H</sub>



## $ST(i)0$  : STEP0 for each Input Multiplex  $i(0 \le i \le 7)$ , delayed or not.

ST(i)1 : STEP1 for each Input Multiplex  $i(0 \le i \le 7)$ , delayed or not.

DEL(i);: DELAYED Multiplex  $i(0 \le i \le 7)$ .



LP (i) : LOOPBACK 0/7

LPi = 1, Output Multiplex i is put instead of Input Multiplex i ( $0 \le i \le 7$ ). LOOPBACK is transparent or not in accordance with OMVi (bit of Output Multiplex Configuration Register). LPi = 0, Normal case, Input Multiplex  $i(0 \le i \le 7)$  is taken into account.

N.B. If DIN4 and DIN5 are GCI Multiplexes : then  $ST(4)1 = ST(4)0 = 0$  and  $ST(5)1 = ST(5)0 = 0$  normally.

### **VIII.5 - Output Multiplex Configuration Register 0 - OMCR0 (08)H**



See definition in next Paragraph.



### VIII.6 - Output Multiplex Configuration Register 1 - OMCR1 (0A)<sub>H</sub>

bit15 bit8 bit7 bit0



ST(i)0 : STEP0 for each Output Multiplex i( $0 \le i \le 7$ ), delayed or not.

ST(i)1 : STEP1 for each Output Multiplex i( $0 \le i \le 7$ ), delayed or not.

DEL(i); : DELAYED Multiplex  $i(0 \le i \le 7)$ .



OMV (i): Output Multiplex Validated 0/7

OMVi =1, condition to have DOUTi pin active  $(0 \le i \le 7)$ .

OMVi =0, DOUTi pin is High Impedance continuously  $(0 \le i \le 7)$ .

N.B. If DIN4 and DIN5 are GCI Multiplexes : then  $ST(4)1 = ST(4)0 = 0$  and  $ST(5)1 = ST(5)0 = 0$  normally.

## **VIII.7 - Switching Matrix Configuration Register - SMCR (0C)H**



- SGC : Pseudo Random Sequence Generator Corrupted When SGC bit goes from 0 to 1, one bit of sequence transmitted is corrupted. When the transmitted bit is corrupted, SGC bit goes from 1 to 0 automatically.
- ME : MESSAGE ENABLE ME = 1 The contents of Connection Memory is output on DOUT0/7 continuously. ME = 0 The contents of Connection Memory acts as an address for the Data Memory.
- Nu : Not used.

#### VIII.8 - Connection Memory Data Register - CMDR (0E)<sub>H</sub>



This 16 bit register is constituted by two registers :

SOURCE REGISTER (SRCR) and CONTROL REGISTER (CTLR) respectively 8 bits and 7 bits.

**SOURCE REGISTER** (SRCR) has three use modes in accordance with ACCESS MODE REGISTER (AMR).

 $CM = 1$ , access to connection memory (read or write);

 $-CAC = CAC = 0$ . SRCR is the Data Register of the Connection Memory:

– CAC or CACL = 1, SRCR is used to store its contents automatically into Connection Memory if write or to receive data automatically from Connection Memory if read.

 $CM = 0$ , access to data memory (read only);

– SRCR is the Data Register of the Data Memory

PRSG = 1, the Pseudo Random Sequence Generator is validated, SRCR is not significant.

When CM = 1, ITS 0/4 and IM0/2 bits are defined hereafter :

ITS  $0/4$ : Input time slot 0/4 define ITSx with:  $0 \le x \le 31$ :

IM0/2 : Input Time Division Multiplex 0/2 define ITDMp with :  $0 \le p \le 7$ .

**CONTROL REGISTER** (CTLR) defines each Output Time Slot OTSy of each Output Time Division Multiplex OTDMq :



If PRSG = 0 and INS = 1, Connection Memory delivers eight bits D0/7.



## **STLC5464**

#### **VIII - INTERNAL REGISTERS** (continued)

PRSA Pseudo Random Sequence analyzer

If PRSA = 1, PRS analyzer is enabled during OTSy OTDMq and receives data : INS = 0, data comes from Data Memory. INS = 1 AND PRSG=1, Data comes from PRS Generator (Test Mode). If PRSA = 0, PRS analyzer is disabled during OTSy OTDMq. PS Programmable Synchronization

If PS = 1, Programmable Synchronization Signal Pin is at "1" during the bit time defined by OTSy and OTDMq.

For OTSy and OTDMq with  $y = q = 0$ , PSS pin is at "1" during the first bit of the frame defined by the Frame synchronization Signal (FS).

If  $PS = 0$ . PSS Pin is at "0" during the bit time defined by  $OTSv$  and  $OTDMq$ .

#### **VIII.9 - Connection Memory Address Register - CMAR (10)H**



This 16 bit register is constituted by two registers : DESTINATION REGISTER (DSTR) and ACCESS MODE REGISTER (AMR) respectively 8 bits and 6 bits.

#### **DESTINATION REGISTER** (DSTR)

When DSTR Register is written by the microprocessor, a memory access is launched. DSTR has two use modes.

 $CM = 1$ , access to connection memory (read or write);

 $-CAC = CACL = 0$ . DSTR is the Address Register of the Connection Memory;

– CAC or CACL = 1, DSTR is used to indicate the current address for the Connection Memory ; its contents is assigned to the outputs.

 $CM = 0$ , access to data memory (read only);

– DSTR is the Address Register of the Data Memory; its contents is assigned to the inputs.

When CM = 1, OTS 0/4 and OM 0/2 bits are defined hereafter :

OTS  $0/4$ : Output time slot 0/4 define OTSy with :  $0 \le y \le 31$ ;

OM0/2 : Output Time Division Multiplex 0/2 define OTDMq with :  $0 \leq a \leq 7$ .

#### **ACCESS MODE REGISTER** (AMR)

READ : READ MEMORY

READ = 1, Read Connection Memory (or Data Memory in accordance with CM). READ = 0, Write Connection Memory.

- CM : CONNECTION MEMORY CM = 1, Write or Read Connection Memory in accordance with READ.  $CM = 0$ , Read only Data Memory (READ = 0 has no effect).
- BID : BIDIRECTIONNAL CONNECTION

BID = 1, Two connections are set up : ITSx ITDMp ------> OTSy OTDMq (LOOP of CMDR Register is taken into account) and ITSy ITDMq ------> OTSx OTDMp (LOOP of CMDR Register is not taken into account). BID = 0, One connection is set up : ITSx ITDMp ------> OTSy OTDMq only.



CAC : CYCLICAL ACCESS

 $CAC = 1$  (BID is ignored).

if Write Connection Memory, an automatic data write from Connection Memory Data Register (CMDR) up to 256 locations of Connection Memory occurs. The first address is indicated by the register DSTR, the last is (FF)H.

if Read Connection Memory, an automatic transfer of data from the location indicated by the register (DSTR) into Connection Memory Data Register (CMDR) after reading by the microprocessor occurs. The last location is (FF)H.

CAC = 0, Write and Read Connection Memory are in accordance with BID.

CACL : CYCLICAL ACCESS LIMITED

 $CACL = 1$ , (BID is ignored).

If Write Connection Memory, an automatic data write from Connection Memory Data Register (CMDR) up to 32 locations of Connection Memory. The first location is indicated by OTS 0/4bits of the register (DSTR) related to OTDMq as defined by OM0/2 occurs. The last location is q  $+1$  $F(H)$ .

If Read Connection Memory, an automatic transfer of data from Connection Memory into Connection Memory Data Register (CMDR) after reading this last by the microprocessor occurs.The first location is indicated by OTS 0/4 bits of the register (DSTR) related to OTDMq as defined by OM0/2. The last location is  $q + 1$  F(H).

CACL = 0, Write and Read Connection Memory are in accordance with BID.

# TC : Transparent Connection

 $TC = 1$ , (BID is ignored), if  $READ = 0$ :

 $CAC = 0$  and  $CAC = 0$ . The DSTR bits are taken into account instead of SRCR bits. SRCR bits are ignored (Destination and Source are identical). The contents of Input time slot i - Input multiplex j is switched into Output time slot i - Output multiplex j.

CAC = 0 and CACL = 1. Up to 32 "Transparent Connections" are set up.

CAC = 1 and CACL = 0. Up to 256 "Transparent Connections" are set up.

TC = 0, Write and Read Connection Memory are in accordance with BID.

### VIII.10 - Sequence Fault Counter Register - SFCR (12)<sub>H</sub>



When this register is read by the microprocessor, this register is reset (0000)H.

F0/15 : FAULT0/15

Number of faults detected by the Pseudo Random Sequence analyzer if the analyzer has been validated and has recovered the receive sequence.

When the Fault Counter Register reaches (FFFF)H it stays at its maximum value.

#### VIII.11 - Time Slot Assigner Address Register - TAAR (14)<sub>H</sub>



READ : READ MEMORY

READ = 1, Read Time slot Assigner Memory.

READ = 0, Write Time slot Assigner Memory.

#### TS0/4 : TIME SLOTS0/4

These five bits define one of 32 time slots in which a channel is implemented or not.



### **STLC5464**

#### **VIII - INTERNAL REGISTERS** (continued)

HDI : HDLC INIT  $HDI = 1$ , Tx HDLC, Tx DMA, Rx HDLC, Rx DMA and TSA Memory are reset after 250 $\mu$ s at the most. An automate writes data from Time slot Assigner Data Register (TADR) (except CH0/4 bits) into each TSA Memory location. If the microprocessor reads Time slot Assigner Memory after HDLC INIT, CH0/4 bits of Time slot Assigner Data Register are identical to TS0/4 bits of Time slot Assigner Address Register.  $HDI = 0$ , Normal state.

N.B. After reset software (bit 2 of IDCR Register) or reset pin the automate above-mentioned is working. The automate is stopped when the microprocessor writes TAAR Register with HDI = 0.

#### **VIII.12 - Time Slot Assigner Data Register - TADR (16)H**



CH0/4 : CHANNEL0/4

These five bits define one of 32 channels associated to TIME SLOT defined by the previous Register (TAAR).

V1/8 : VALIDATION

The logical channel CHx is constituted by each subchannel 1 to 8 and validated by V1/8 bit at 1.

V1 at 1 validates the first bit received during the current time slot.

V1 at 0: the subchannel is ignored.

N.B: If V1 to V8 are at "0', no channel is validated during the time slot assigned.

V9 : VALIDATION SUBCHANNEL

 $V$  9 = 1, each V1/8 bit is taken into account once each 250 $\mu$ s.

In *transmit direction*, data is transmitted consecutively during the time slot of the current frame and during the same time slot of the next frame.Id est.: the same data is transmitted in two consecutive frames.

In *receive direction*, HDLC controller fetches data during the time slot of the current frame and ignores data during the same time slot of the next frame.

 $V$  9 = 0, each V1/8 bit is taken into account once each 125 $\mu$ s.

V<sub>10</sub> : DIRECT MHDLC ACCESS

If V10 = 1, the Rx HDLC Controller receives data issued from DIN8 input during the current time slot (bits validated by V1/8) and DOUT6 output transmits data issued from the Tx HDLC Controller.

If V10 = 0, the Rx HDLC Controller receives data issued from the matrix output 7 during the current time slot ; DOUT6 output delivers data issued from the matrix output 6 during the same current time slot.

N.B : If D7 = 1, (see "General Configuration Register GCR (02)H") the Tx HDLC controller is connected to matrix input 7 continuously so the HDLC frames can be sent to any DOUT (i.e. DOUT0 to DOUT7).

V11 : VALIDATION of CB pin

This bit is not taken into account if CSMA = 1 (HDLC Transmit Command Register).

if C.SMA  $= 0$ .

 $V11 = 1$ , Contention Bus pin is validated and Echo pin (which is an input) is not taken into account.

 $V11 = 0$ , Contention Bus pin is high impedance during the current time slot (This pin is an open drain output).



#### **VIII.13 - HDLC Transmit Command Register - HTCR (18)H**

#### bit15 bit8 bit7 bit0



#### READ : READ COMMAND MEMORY READ = 1, READ COMMAND MEMORY. READ = 0, WRITE COMMAND MEMORY.

- CH0/4 : These five bits define one of 32 channels.
- C1/C0 : COMMAND BITS



#### P0/1 : PROTOCOL BITS



#### F : Flag

 $F = 1$ ; flags are transmitted between closing flag of current frame and opening flag of next frame.

 $F = 0$ ; "1" are transmitted between closing flag of current frame and opening flag of next frame.

#### NCRC : CRC NOT TRANSMITTED NCRC = 1, the CRC is not transmitted at the end of the frame. NCR C = 0, the CRC is transmitted at the end of the frame.

- CSMA : Carrier Sense Multiple Access with Contention Resolution  $CSMA = 1$ , CB output and the Echo Bit are taken into account during this channel by the Tx HDLC. CSMA = 0, CB output and the Echo Bit are defined by V11 (see " Time slot Assigner Data
- Register TADR  $(16)<sub>H</sub>$ "). PEN : CSMA PENALTY significant if CSMA = 1 PEN = 1, the penalty value is 1 ; a transmitter which has transmitted a frame correctly will count (PRI +1) logic one received from Echo pin before transmitting next frame. (PRI, priority class 8 or 10 given by the buffer descriptor related to the frame. PEN = 0, the penalty value is 2 ; a transmitter which has transmitted a frame correctly will count (PRI +2) logic one received from Echo pin before transmitting next frame. (PRI, priority class 8 or 10 given by the buffer descriptor related to the frame).



## **STLC5464**

#### **VIII - INTERNAL REGISTERS** (continued)

CF : Common flag

CF = 1, the closing flag of previous frame and opening flag of next frame are identical if the next frame is ready to be transmitted.

 $CF = 0$ , the closing flag of previous frame and opening flag of next frame are distinct.

#### **VIII.14 - HDLC Receive Command Register - HRCR (1A)H**



READ : READ COMMAND MEMORY READ = 1, READ COMMAND MEMORY. READ = 0, WRITE COMMAND MEMORY.

CH0/4 : These five bits define one of 32 channels.

#### C1/C0 : COMMAND



#### P0/1 : PROTOCOL BITS



### FM : Flag Monitoring

This bit is a status bit read by the microprocessor.

FM = 1; HDLC Controller is receiving a frame or HDLC Controller has just received one flag. FM is put to 0 by the microprocessor.

## CRC : CRC stored in external memory CRC = 1, the CRC is stored at the end of the frame in external memory. CRC = 0, the CRC is not stored into external memory.

AR10 : Address Recognition10 AR10 = 1, First byte after opening flag of received frame is compared to AF0/7 bits of AFRDR. If the first byte received and AF0/7 bits are not identical the frame is ignored.  $AR10 = 0$ , First byte after opening flag of received frame is not compared to  $AF0/7$  bits of AFRDR Register.



66/83

- AR11 : Address Recognition 11 AR11 = 1, First byte after opening flag of received frame is compared to all "1"s. If the first byte received is not all "1"s the frame is ignored.  $AR11 = 0$ , First byte after opening flag of received frame is not compared to all "1"s.
- AR20 : Address Recognition 20 AR20 = 1, Second byte after opening flag of received frame is compared to AF8/15 bits of AFRDR Register. If the second byte received and AF8/15 bits are not identical the frame is ignored.  $AR20 = 0$ , Second byte after opening flag of received frame is not compared to  $AF8/15$  bits of AFRDR Register.
- AR21 : Address Recognition 21  $AR21 = 1$ , Second byte after opening flag of received frame is compared to all "1"s. If the Second byte received is not all "1"s the frame is ignored.  $AR21 = 0$ , Second byte after opening flag of received frame is not compared to all "1"s.

#### **VIII.15 - Address Field Recognition Address Register - AFRAR (1C)H**



The write operation is lauched when AFRAR is written by the microprocessor.

- READ : READ ADDRESS FIELD RECOGNITION MEMORY READ=1, READ AFR MEMORY. READ=0, WRITE AFR MEMORY.
- CH0/4 : These five bits define one of 32 channels in reception
- HDI : HDLC INIT

HDI = 1, Tx HDLC, Tx DMA, Rx HDLC, Rx DMA and TSA Memory are reset after 250us at the most. An automate writes data from Time slot Assigner Data Register (TADR) (except CH0/4 bits) into each TSA Memory location. If the microprocessor reads Time slot Assigner Memory after HDLC INIT, CH0/4 bits of Time slot Assigner Data Register are identical to TS0/4 bits of Time slot Assigner Address Register.

 $HDI = 0$ , Normal state.

#### **VIII.16 - Address Field Recognition Data Register - AFRDR (1E)H**



#### AF0/15 : ADDRESS FIELD BITS

AF0/7 ; First byte received; AF8/15: Second byte received.

These two bytes are stored into Address Field Recognition Memory when AFRAR is written by the microprocessor.

#### VIII.17 - Fill Character Register - FCR (20)<sub>H</sub>



FC0/7 : FILL CHARACTER (eight bits)

In Transparent Mode M1, two messages are separated by FILL CHARACTERS and the detection of one FILL CHARACTER marks the end of a message.



67/83

#### VIII.18 - GCI Channels Definition Register 0 - GCIR0 (22)<sub>H</sub>

The definitions of x and y are the same for GCIR0, GCIR1, GCIR2, GCIR3 :

 $-0 \le x \le 7$ , 1 of 8 GCI CHANNELS belonging to the same multiplex TDM4 or TDM5

- $y = 0$ , TDM4 is selected
- $-y = 1$ , TDM5 is selected.





### VIII.19 - GCI Channels Definition Register 1 - GCIR1 (24)<sub>H</sub>



For definition see GCI Channels Definition Register below.

### VIII.20 - GCI Channels Definition Register 2 - GCIR2 (26)<sub>H</sub>



For definition see GCI Channels Definition Register below.



### **VIII.21 - GCI Channels Definition Register 3 - GCIR3 (28)H**



For definition see GCI Channels Definition Register below.

#### **VIII.22 - Transmit Command / Indicate Register - TCIR (2A)H**



When this register is written by the microprocessor, these different bits mean :

- READ : READ C/I MEMORY READ = 1, READ C/I MEMORY. READ = 0, WRITE C/I MEMORY.
- CA 0/2 : TRANSMIT COMMAND/INDICATE MEMORY ADDRESS CA 0/2 : These bits define one of eight Command/Indicate Channels.
- G0 : This bit defines one of two GCI multiplexes.  $G0 = 0$ , TDM4 is selected.  $G0 = 1$ , TDM5 is selected.
- C6/1 : New Primitive to be transmitted C6 is transmitted first if  $ANA = 1$ . C4 is transmitted first if  $ANA = 0$ .

The New Primitive is taken into account by the transmitter after writing bits 8 to 15 (if 8 bit microprocessor).

#### **Transmit Command/Indicate Register after reading**



When this register is read by the microprocessor, these different bits mean :

READ : READ C/I MEMORY READ = 1, READ C/I MEMORY. READ = 0, WRITE C/I MEMORY.

CA 0/2 : TRANSMIT C/I ADDRESS CA 0/2 : These bits define one of eight Command/Indicate Channels.

- G0 : This bit defines one of two GCI multiplexes.  $G0 = 0$ , TDM4 is selected.  $G0 = 1$ , TDM5 is selected.
- C6/1 : Last Primitive transmitted.
- PT0/1 : Status bits





#### VIII.23 - Transmit Monitor Address Register - TMAR (2C)<sub>H</sub>



If 8 bit microprocessor the Data (TMDR Register) is taken into account by the transmitter after writing bits 8 to 15 of this register.

#### **Transmit Monitor Address Register after reading**



When this register is read by the microprocessor, these different bits mean :

READ, MA0/2, G0 have same definition as already described for the write register cycle.



EXE : EXECUTED

When this bit is at "1", the command written previously by the microprocessor has been executed and a new word can be stored in the Transmit Monitor Data Register (TMDR) by the microprocessor.

When this bit is at "0", the command written previously by the microprocessor has not yet been executed.

- NOBT : NUMBER OF BYTE which has been transmitted.
	- NOBT =1, the first byte is transmitting.

NOB  $T = 0$ , the second byte is transmitting, the first byte has been transmitted.

- L : Last byte This bit is the L bit which has been written by the microprocessor.
- ABT : ABORT

ABT=1, the remote receiver has aborted the current message.

TO : Time Out one millisecond  $TO = 1$ , the remote receiver has not acknowledged the byte which has been transmitted there one millisecond ago.



## **VIII.24 - Transmit Monitor Data Register - TMDR (2E)**H



M08/01 : First Monitor Byte 0 to transmit. M08 bit is transmitted first.

M18/11 : Second Monitor Byte 1 to transmit if NOB = 0. M18 bit is transmitted first.

## VIII.25 - Transmit Monitor Interrupt Register - TMIR (30)<sub>H</sub>



When the microprocessor read this register, this register is reset (0000) $_{\text{H}}$ 

MIxy : Transmit Monitor Channel x Interrupt, Multiplex y with :

 $0 \le x \le 7$ , 1 of 8 GCI CHANNELS belonging to the same multiplex TDM4 or TDM5

 $y = 0$ , GCI CHANNEL belongs to the multiplex TDM4 and  $y = 1$  to TDM5.

 $Mlxy = 1$  when:

– a word has been transmitted and pre-acknowledged by the Transmit Monitor Channel xy (In this case the Transmit Monitor Data Register (TMDR) is available to transmit a new word) or

– the message has been aborted by the remote receive Monitor Channel or

– the Timer has reached one millisecond (in accordance with TIV).

When MIxy goes to "1", the Interrupt MTX is generated. Interrupt MTX can be masked.

### **VIII.26 - Memory Interface Configuration Register - MICR (32)H**



The cycle duration is always 15.625ms (512 periods of the clock applied on XTAL1 pin).



 $U, V, W, Z$  : These four bits define the different signals delivered by the MHDLC.

- **First Case**: the external RAM circuit is DRAM  $(T + S = 1)$
- U defines the time Tu comprised between beginning of cycle and falling edge of NRAS :  $U = 1$ , Tu = 60ns - U = 0, Tu = 30ns
- V defines the time Tv comprised between falling edge of NRAS and falling edge of NCAS :
- $V = 1$ ,  $Tv = 60$ ns  $V = 0$ ,  $Tv = 30$ ns
- W defines the time Tw comprised between falling edge of NCAS and rising edge of NCAS :
- $W = 1$ , Tw = 60ns  $W = 0$ , Tw = 30ns
- Z defines the time Tz comprised between rising edge of NCAS and end of cycle :  $Z = 1$ ,  $Tz = 60$ ns  $-Z = 0$ ,  $Tz = 30$ ns

The total cycle is  $Tu + Tv + Tw + Tz$ .

The different output signals are high impedance during 15ns before the end of each cycle. **Second Case**: the external RAM circuit is SRAM  $(T \times S = 0)$ 

– U and V define a part of write cycle for SRAM : the time Tuv comprised between falling edge and rising edge of NCE. The total of write cycle is : 15ns+Tuv + 15ns.



– W and Z define a part of read cycle for SRAM : the time Twz comprised between falling edge of NOE and rising edge of NOE. The total of read cycle is : Twz +30ns

W	Twz
	30ns
	60ns
	90ns
	120 <sub>ns</sub>

N.B. The different output signals are high impedance during 15ns before the end of each cycle. On the outside of each (DRAM or SRAM) cycle all the outputs are high impedance or not in accordance with MBL bit (see "MBL : Memory Bus Low impedance").

#### Memory



P1 E0/1 : PRIORITY 1 for entity defined by E0/1

P2 E0/1 : PRIORITY 2 for entity defined by E0/1

P3 E0/1 : PRIORITY 3 for entity defined by E0/1

P4 E0/1 : PRIORITY 4 for entity defined by E0/1

Entity definition :



72/83


## **VIII - INTERNAL REGISTERS** (continued)

PRIORITY 5 is the last priority for DRAM Refresh if validated. DRAM Refresh obtains PRIORITY 0 (the first priority) automatically when the first half cycle is spend without access to memory.

After reset (E400)H, the Rx DMA Controller has the PRIORITY 1

- the Microprocessor has the PRIORITY 2
- the Tx DMA Controller has the PRIORITY 3

the Interrupt Controller has the PRIORITY 4

the DRAM Refresh has the PRIORITY 5

#### VIII.27 - Initiate Block Address Register - IBAR (34)<sub>H</sub>



A8/23 : Address bits. These 16 bits are the segment address bits of the Initiate Block (A8 to A23 for the external memory). The offset is zero (A0 to A7 = "0").

The Initiate Block Address (IBA) is :



The 23 more significant bits define one of 8 Megawords. (One word comprises two bytes.) The least significant bit defines one of two bytes when the microprocessor selects one byte.

#### **VIII.28 - Interrupt Queue Size Register - IQSR (36)H**



CS0/1 : Command/Indicate Interrupt Queue Size These two bits define the size of Command/Indicate Interrupt Queue in external memory. The location is IBA + 256 + HDLC Queue size + Monitor Channel Queue Size (see The Initiate Block Address (IBA)).

MS0/2 : Monitor Channel Interrupt Queue Size

These three bits define the size of Monitor Channel Interrupt Queue in external memory. The location is IBA + 256 + HDLC Queue size.

#### HS0/2 : HDLC Interrupt Queue Size

These three bits define the size of HDLC status Interrupt Queue in external memory for each channel.

The location is IBA+256 (see The Initiate Block Address (IBA))





# **VIII - INTERNAL REGISTERS** (continued)

# VIII.29 - Interrupt Register - IR (38)<sub>H</sub>



When this register is read by the microprocessor, this register is reset (0000) $_{\rm H}$ . If not masked, each bit at "1" generates "1" on INT0 pin.





74/83

#### **VIII - INTERNAL REGISTERS** (continued)

#### VIII.30 - Interrupt Mask Register - IMR (3A)<sub>H</sub>



## VIII.31 - Time Register - TIMR (3C)<sub>H</sub>



This programmable register indicates the time at the end of which the Watch Dog delivers logic "1" on the pin WDO (which is an output) but only if the microprocessor does not reset the counter assigned (with the help of WDR bit of IDCR Identification and Dynamic Command Register) during the time defined by the Timer Register.

The Timer Register and its counter can be used as a time base by the microprocessor. An interrupt (TIM) is generated at each period defined by the Timer Register if the microprocessor does not reset the counter with the help of WDR bit.

When TSV=1{Time Stamping Validated (GCR)} this programmable register is not used.

## VIII.32 - Test Register - TR (3E)<sub>H</sub>



T15/0 : Test bits 0/15

These bits are reserved for the test of the circuit in production.



# **IX - EXTERNAL REGISTERS**

These registers are located in shared memory. Initiate Block Address Register (IBAR) gives the Initiate Block Address (IBA) in shared memory (see Register IBAR(34) $_H$  on Page 73). 'Not used' bits (Nu) are accessible by the microprocessor but the use of these bits by software is not recommended.



#### **IX.1 - Initialization Block in External Memory**

When Direct Memory Access Controller receives Start from one of 64 channels, it reads initialization block immediately to know the first address of the first descriptor for this channel.

Bit 0 of Transmit Descriptor Address (TDA Low) and bit 0 of Receive Descriptor Address (RDA Low), are at ZERO mandatory. This Least Significant Bit is not used by DMA Controller, The shared memory is always a 16 bit memory for the DMA Controller.

N.B. If several descriptors are used to transmit one frame then before transmitting frame, DMA Controller stores the address of the first Transmit Descriptor Address into this Initialization Block.



#### **IX.2 - Receive Descriptor**

This receive descriptor is located in shared memory. The quantity of descriptors is limited by the memory size only.



The 5 first words located in shared memory to RDA+00 from RDA+08 are written by the microprocessor and read by the DMAC only. The 6th word located in shared memory in RDA+10 is written by the DMAC only during the frame reception and read by the microprocessor.

- SOB : Size Of the Buffer associated to descriptor up to 2048 words (1 word = 2 bytes). If SOB = 0, DMAC goes to next descriptor.
- RBA : Receive Buffer Address. LSB of RBA Low is at Zero mandatory.
- RDA : Receive Descriptor Address.
- NRDA : Next Receive Descriptor Address. LSB of NRDA Low is at Zero mandatory.
- NBR : Number of Bytes Received (up to 4096).

#### **IX.2.1 - Bits written by the Microprocessor only**

- IBC : Interrupt if the buffer has been completed. IBC=1, the DMAC generates an interrupt if the buffer has been completed.
- EOQ : End Of Queue.

EOQ=1, the DMAC stops immediately its reception and waits a command from the HRCR (HDLC Receive Command Register). EOQ=0, the DMAC continues.





## **IX.2.3 - Receive Buffer**

Each receive buffer is defined by its receive descriptor. The maximum size of the buffer is 2048 words (1 word=2 bytes)





#### **IX.3 - Transmit Descriptor**

This transmit descriptor is located in shared memory. The quantity of descriptors is limited by the memory size only.



The 5 first words located in shared memory to TDA+00 from TDA+08 are written by the microprocessor and read by the DMAC only. The 6th word located in shared memory in TDA+10 is written by the DMAC only during the frame reception and read by the microprocessor.

NBT : Number of Bytes to be transmitted (up to 4096).

TBA : Transmit Buffer Address. LSB of TBA Low is at Zero mandatory.

TDA : Transmit Descriptor Address.

NTDA : Next Transmit Descriptor Address. LSB of NTDA Low is at Zero mandatory.

#### **IX.3.1 - Bits written by the Microprocessor only**

- BINT : Interrupt at the end of the frame or when the buffer is become empty.
	- $BINT = 1$ .

if EOF  $=$  1 the DMAC generates an interrupt when the frame has been transmitted ;

if  $EOF = 0$  the DMAC generates an interrupt when the buffer is become empty.

BINT = 0, the DMAC does not generate an interrupt during the transmission of the frame.

BOF : Beginning Of Frame

BOF = 1,the transmit buffer associated to this transmit descriptor contains the beginning of frame.

BOF = 0,the transmit buffer associated to this transmit descriptor does not contain the beginning of frame.

EOF : End Of Frame

EOF = 1,the transmit buffer associated to this transmit descriptor contains the end of frame. EOF = 0,the transmit buffer associated to this transmit descriptor does not contain the end of frame

#### EOQ : End Of Queue  $EOQ = 1$ , the DMAC stops immediately its reception and waits a command from the HTCR (HDLC Transmit Command Register). EOQ = 0, the DMAC continues.

# CRCC : CRC Corrupted  $CRCC = 1$ , at the end of this frame the CRC will be corrupted by the Tx HDLC Controller.

PRI : Priority Class 8 or 10  $PRI = 1$ , if CSMA/CR is validated for this channel, the priority class is 8. PRI = 0, if CSMA/CR is validated for this channel the priority class is 10. (see Register CSMA)



#### **IX.3.2 - Bits written by the Rx DMAC only**

- CFT : Frame correctly transmitted CFT = 1, the Frame has been correctly transmitted. CFT = 0, the Frame has not been correctly transmitted.
- ABT : Frame Transmitting Aborted ABT = 1, the frame has been aborted by the microprocessor during the transmission. ABT = 0, the microprocessor has not aborted the frame during the transmission.
- UND : Underrun UND = 1, the transmit FIFO has not been fed correctly during the transmission. UND = 0, the transmit FIFO has been fed correctly during the transmission.

#### **IX.3.3 - Transmit Buffer**

Each transmit buffer is defined by its transmit descriptor. The maximum size of the buffer is 2048 words (1 word=2 bytes)



#### **IX.4 - Receive & Transmit HDLC Frame Interrupt**



This word is located in the HDLC interrupt queue ; IQSR Register indicates the size of this HDLC interrupt queue located in the external memory.

NS : New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if NS = 0, the Interrupt Controller puts this bit at '1' when it writes the status word of the frame which has been transmitted or received.

if NS = 1, the Interrupt Controller puts INTFOV bit at '1' to generate an interrupt (IR Register).

When the microprocessor has read the status word, it puts this bit at '0' to acknowledge the new status. This location becomes free for the Interrupt Controller.

#### **Transmitter**

- $Tx : Tx = 1, Transmitter$
- A4/0 : Tx HDLC Channel 0 to 31
- RRLF : Ready to Repeat Last Frame
- In consequence of event such as Abort Command HDLC, Controller is waiting Start or Continue EOQ : End of Queue
- The Transmit DMA Controller has encountered the current Descriptor with EOQ at "1". DMA Controller is waiting "Continue" from microprocessor.
- HALT : The Transmit DMA Controller has received HALT from the microprocessor; it is waiting "Continue" from microprocessor.
- BE : Buffer Empty If BINT bit of Transmit Descriptor is at '1', the Transmit DMA Controller puts BE at "1" when the buffer has been emptied.
- CFT : Correctly Frame Transmitted A frame has been transmitted. This status is provided only if BINT bit of Transmit Descriptor is at '1'. CFT is located in the last descriptor if several descriptors are used to define a frame.



Receiver

- $Tx : Tx = 0$ , Receiver
- A4/0 : Rx HDLC Channel 0 to 31
- ERF : Error detected on Received Frame

An error such as CRC not correct, Abort, Overflow has been detected.

- EOQ : End of Queue The receive DMA Controller has encountered the current receive Descriptor with EOQ at "1". DMA Controller is waiting "Continue" from microprocessor.
- HALT : The Receive DMA Controller has received HALT or ABORT (on the outside of frame) from the microprocessor; it is waiting "Continue" from the microprocessor.
- BF : Buffer Filled If IBC bit of Receiver Descriptor is at '1', the Receive DMA Controller puts BF at"1" when it has filled the current buffer with data from the received frame. CFR : Correctly Frame Received
- A receive frame is ended with a correct CRC. EOF is located in the last descriptor if several Descriptors.

## **IX.5 - Receive Command / Indicate Interrupt**

#### **IX.5.1 - Receive Command / Indicate Interrupt when TSV = 0**

Time Stamping not validated (bit of GCR Register)



This word is located in the Command/Indicate interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.

NS : New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if  $NS = 0$ , the Interrupt Controller puts this bit at '1' when it writes the new primitive which has been received.

if NS = 1, the Interrupt Controller puts INTFOV bit at '1' to generate an interrupt (IR Register). When the microprocessor has read the status word, it puts this bit at '0' to acknowledge the new status. This location becomes free for the Interrupt Controller.

- $G0$  :  $G0 = 0$ , GCI 0 corresponding to DIN4 input and DOUT4 output. G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.
- A2/0 : COMMAND/INDICATE Channel 0 to 7 being owned by GCI 0 or GCI 1
- C6/1 : New Primitive received twice consecutively



## **IX.5.2 - Receive Command / Indicate Interrupt when TSV = 1**

Time Stamping validated (bit of GCR Register)



These two words are located in the Command/Indicate interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.

NS : New Status. Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if  $NS = 0$ , the Interrupt Controller puts this bit at '1' when it writes the new primitive which has been received.

if NS = 1, the Interrupt Controller puts INTFOV bit at '1' to generate an interrupt (IR Register).

When the microprocessor has read the status word, it puts this bit at '0' to acknowledge the new status. This location becomes free for the Interrupt Controller.

- G0  $\therefore$  G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output. G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.
- A2/0 : COMMAND/INDICATE Channel 0 to 7 being owned by GCI 0 or GCI 1
- C6/1 : New Primitive received twice consecutively
- T15/0 : Binary counter value when a new primitive is occurred.

# **IX.6 - Receive Monitor Interrupt**

## **IX.6.1 - Receive Monitor Interrupt when TSV = 0**

TSV : Time Sampling not Validated (bit of GCR Register)



These two words are transferred into the Monitor interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.

NS : New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if NS = 0, the Interrupt Controller stores two new bytes M1/8 and M11/18 then puts NS bit at '1' when it writes the status of these two bytes which has been received.

if NS = 1, the Interrupt Controller puts INTFOV bit at '1' to generate an interrupt (IR Register).

- $G0 : G0 = 0$ . GCI 0 corresponding to DIN4 input and DOUT4 output.
	- G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.

## L : Last byte

 $L = 1$ , the following word contains the Last byte of message if ODD = 1, the previous word contains the Last byte of message if  $ODD = 0$ .

 $L = 0$ , the following word and the previous word does not contains the Last byte of message.

## F : First byte

F=1, the following word contains the First byte of message.

F=0, the following word does not contain the First byte of message.

## A : Abort

A=1, Received message has been aborted.



# **STLC5464**

#### **IX - EXTERNAL REGISTERS** (continued)

ODD Odd byte number  $ODD = 1$ , one byte has been written in the following word.  $ODD = 0$ , two bytes have been written in the following word.

In case of V\* protocal ODD,A,F,L bits are respectively 1,0,1,1.

- M1/8 : New Byte received twice consecutively if GCI Protocol has been validated. Byte received once if V\* Protocol has been validated.
- M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated. This byte is at "1" in case of V\* protocol.

#### **IX.6.2 - Receive Monitor Interrupt when TSV = 1**



TSV : Time Sampling Validated (bit of GCR Register)

These four words are located in the Monitor interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.





82/83

## **X - PACKAGE MECHANICAL DATA**

160 PINS - PLASTIC QUAD FLAT PACK







**Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied . SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.**

**1996 SGS-THOMSON Microelectronics - All Rights Reserved**

Purchase of <sup>P</sup>C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. **Rights to use these components in a I2 C system, is granted provided that the system conforms to the I2C Standard Specifications as defined by Philips.**

#### **SGS-THOMSON Microelectronics GROUP OF COMPANIES**

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

